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Abstract - This paper describes a hybrid weight-control strategy for the M S I  rea Liultion of pm- 
grammable CNNs, based on automatic adaptation of analog control signals to levels speciJicd 
by digital words. This approach merges the advantages of digital and analog programmability, 
achieving low areas and reduced number of control lines, simplifying the control and storage of 
the weight values, and eliminating their dependency on global pmcess-parameter variations. 
1. Introduction 
The implementation of general-purpose programmable CNN systems is a requisite for the 
application of this computation paradigm in many areas of great interest [l]. In the design of 
this class of systems, one of the major trends i s  the optimization (in terms of area and power 
efficiency, accuracy, and speed) of the programmable scaling blocks or "multipliers". The 
design of the programmable scaling block is intrinsically related to the type of programmability 
selected analog or digital. This contribution analyzes the two possibilities, and proposes a 
hybrid (analogldigital) approach which combines the advantages of the two altematives and vir- 
tually eliminates their drawbacks. 
2. Programmable scaling blocks for CNNs 
The programmable scaling blocks required for programmable 
input signals, while x, is an output. We refer to xi as the input signal or 
simply the input, while W is called the weight signal. The input is driven 
by the signal to be scaled (the output variable), which is a function of 
CNN implementations can be represented as jn Fig. 1. Both xi and Ware 
time during network operation. On the other hand, the weight signal is 
time-invariant during the CNN process. The ideal behavior of the scal- 
xo = f l w )  . S(Xi) 
ing block can be formulated as follows, 
(1) 
where S(.) is a linear and continuous function of xi in some range around xi = 0. Functioq S(.) is 
nonnalizcd to the value of its derivative at xi = 0 
ds = '  (2) 
xi - 0 
and hence, P(W) represents a scaling factor within the linear range of S(.), in which $(xi) = xi. 
In general P(.) is not required to be linear, ad it cm be either a continuous or dixnte function. 
Note that the functionality of the scaling block is not exactly that of a linear analog multiplier. 
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An schematic implementation of a 
digital multiplier using this weight cod- 
ification symb lic is analog sh wn block in Fig.2, with a where transfer a
characteristic S(.) and a fixed scaling 
signal x, is related to the input xi by 
Eq. 1 with P(.) given by Eq. 7. 
factor AF is used. Clearly. the output 
A P  + A s(x) ‘A P 
xo *Lt;f-; 7)*iN- I 
A p  WN-l  - 
xi 
W 
F&UW 2 - Scheme of a digiurlly-pmgmcd multipliec 
process parameter variations, since the weight is given by the number of identical devices being 
used. Only severe variations affecting the behavior of the basic unitary block will result in 
wrong performance. The binary codification Qf tbe weight signal allows an easy extemal control 
of the scaling factors, since the relationship W e e n  the weight signal and the actual weight is 
clearly known a priory a d  robust against m e s s  variations. Weight values can be storcd on 
digital memories, avoiding the time-degradation problems associated with analog memories. 
Finally, the same binary signals used to codify the weight value can be used to “power-off” the 
parts of the multiplier circuitry not bchg used for some particular weight value. This feature is 
convenient in many cases, given the high power dissipation expected from large programmable 
The discretization of the possible weight values can be seen as a drawback of digitally- 
programmed multipliers. However, a fair cqmparison must take into account the achievable 
weight-accuracy of either digitally- or analog-programmed multipliers, affected by systematic 
and random errors (mismatch). In what follows, we use the concept of eflecriue resolution, 
referred to the minimum relative weight increment APIP,  which can be achieved with a rea- 
sonable expectance of accuracy (say 90% probability of weight deviations within the range m/ 
2). Assuming the general figure of about 7 w8 bits accuracy for common, not calibrated analog 
circuitry [2], digitally-programmed multipliers with eight-bits weight signal will generally 
result in similar efecrive resolutions than many analog-programmed multipliers. 
Unfortunately, there are some other relevant disadvantages. Area consumption is usually 
much larger than that of analog multipliers. che to the large number of unitary elements and the 
multiplexing circuitry required and, above this, to the large number of global control lines 
needed. As an example, a digitally programmable CNN with neighborhood radius of one 
requires a total of 19 different coefficients, nine for each of the two templates plus the offset 
term. If each of these coefficients is codified by an 8 bits weight-signal, the total number of glo- 
bal lines reaching every cell, just for weight control, is of 152. For this reason, this approach 
does not seem feasible. 
CNN systems. 
4. Analog-programmed multiplier 
the form, 
where h(.) is assumed to be an approximately linear, continuous function of x;, at least in some 
range around xi = 0. We define the weight or scaling factor P of the multiplier by 
An analog programmable multiplier can be characterized, in general, by an expression of 
xo = h(W,Xi) (8) 
P(w = $1 
x .  = 0 
which is now a continuous, generally nonlinear function of the weight signal W By defining 
h( W, x i )  
P(w (10) 
S(W, X i )  = -
we can write, 
x4 = P(w) . S(W, X i )  
It is easy to verify from the above definitions that 
Also, since for a given Wvalue. S(.) is proportional to h(.), S(.) is an approximately linear, con- 
tinuous function of x; in some range around x; = 0. Hence, Eq. 11 is similar to the ideal fomu- 
Comparison of alternatives M O g  7-8 bits Digital 
for Programmable C N N s  F"&ility Programmability 





Number of internal signals 
Power consumption 
L O W  Very high L O W  
LOW Very high Low 
Variable Hi& Variable 
Here we ptopose a hybrid approqch, 
illustrated in Fig. 3, based on the use of aha- 
log-programmed multipliers within the cells 
(which provides high areaefficiency and low 
number of control lines), and digital control 
from the exterior of the network (which 
facilitates the control and onchip storage of 
the weights). In this manner, the APR can k 
realized by a digital RAM memory. 
Process variation effects 
Design effort 
External weight control 
High Low L o w  
High Low Very high 
Difficult Simple Simple 
As shown in Fig. 3, an in&acc circuitry is required to generate the intemal analog 
weight-signals from their digitally coded vdues. This circuitry must be compound by several 
Global Linearity 
Onchip weight storage 
Dimcult Simple Difficult 
Difficult Simple Simple 
Since the multiplier has two input sig- 
nals inverse (the function weight can and only the be input defined signal), for some its
fixed value of one of the inputs. For our pur- 
pose, we must set the input signal xi to a hed 
reference level +F The inverse functiod of 
the multiplier can be obtained using an adap- 
tive architecture involving an analog- and a 
digitally-programmed multiplier, both driven 
by the same =ference level xrep as 
shown in Fig. 4. 
which defines a first order dynamical system. If function PA(.) is a monotonically increasing 
function of WA, there is a unique equilibrium point which is locally stable, and hence, the sys- 
tem is globally asymptotically stable. The value of the equilibrium point is easily obtained, 
f5y-Jpb Xref wAi i 6 Analog 
- w ~  Adaptive stage - ; Cell array x xo 
FigurC 4 - Architecturr of the WA interface circuitry 
required for the hybrid-control appmch 
If PD(.) is of the form given in Eq. 7. which is an odd function of WD, 
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from where Eiq. 19 results in 
(21) 
which is the desired relationship formulated in Eq. 14. 
Because this adaptation is achieved for, a fixed input signal value hf. and since analog 
multipliers within the network will be driven by variable signals xi, multipliers offset and lin- 
eatity are of extreme relevance. In particular, the obtention of Eq. 21 using the simplification in 
Q. 20 must be examined carefully, attending to the real forms of SD and SA, including their lin- 
ear ranges and random variations. 
Note that offsets in either function will result in large errors in the adapted analog weight 
signal, if+fis not much larger than average offset values (for instance measured from the stan- 
dard deviation). On the other hand, large absolute values of xref may produce errors as well, 
unless the analog multiplier is highly lineat. Further analysis of these error sources on the 
adapted analog weight signal can be carried out from Eq. 19 [4], and will not be detailed here. 
Let us simply note that the digitally-programmed multiplier (a linear D/A converter) and 
the rest of the circuitry in the adaptive stages can be implemented using relative large areas (and 
hence with low errors [2]), including the dog-programmed multiplier, which can be com- 
pound of several identical bloeks in parallel. 
Another altemative is to use a precalibration step to cancel the offsets in the adaptive 
stages. This altemative, adopted in [3], requires the offsets to be approximately independent of 
the weight value. This property of some analog multipliers allows the use of a precalibration 
step to cancel the offset of the processing circuitry in the cells. 
An important feature of the proposed adaptive approach is that global variation on the ana- 
log multipliers transfer characteristic have no effect on the weight values, since the adaptive 
scheme settles the value of the weight to that specified by the digital signal, for any analog mul- 
tiplier transfer characteristic satisfying a few weak conditions. 
In summary, we have proposed the use of a hybrid weight control strategy for the realiza- 
tion of programmable CNNs, based on automatic adaptation of the analog weight signals to the 
level required to set the programmable coefficients to the values specified by digital words. The 
weight function of the analog multiplier is required to be a monotonically increasing (or 
decreasing) function of the analog weight signal, and it is convenient that the random offset of 
the analog multipliers be independent of the weight signal. This approach merges most of the 
advantages of digitally-programmed and analog-programmed multipliers in the same architec- 
ture, achieving low areas and reduced number of control lines, simplifying the control and stor- 
age of the weight values, and eliminating their dependency on global process parameter 
variations. Last column in Tab. 1 above summarizes the advantages of the proposed hybrid con- 
trol strategy. Except for the difficulty of the design, which includes global linearity and random 
error considerations, the best of the analog and digital programmability is exploited. 
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